Information, Control and Measurement Systems

Design process of the MASH 2-2 sigma-delta modulator

A. S. Kozlov^a, M. M. Pilipko^b, A. T. Tulaev^a, Ya. V. Belyaev<sup>a

a</sup> CSRI Elektropribor, St. Petersburg
^b Peter the Great St. Petersburg Polytechnic University

Abstract: This paper presents the design process of the cascaded (MASH) 2-2 sigma-delta modulator. For this purpose, several sigma-delta modulator topologies were studied at the system and schematic levels. Simulation at the system level was used to define the requirements for the operational transconductance amplifier (OTA), which is a part of the integrator. Sigma-delta modulators were designed using a 0.18 $\mu$m CMOS technology library. The influence of temperature swing, process variations and noise on the characteristics of second-order sigma-delta modulators was taken into account during simulation. As a result of the simulation, the optimal second-order topology was selected. This topology was used to design the cascaded (MASH) 2-2 sigma-delta modulator. The developed modulator has a resolution of 15.97 effective bits, a working frequency band of 20 kHz, consumes 12 mW of power at a supply voltage of 3.3 V. The occupied area of the circuit on the chip is 0.22 mm2. A device with such characteristics can be used in interfaces of micromechanical sensors.

Keywords: ADC, sigma-delta, OTA, comparator, topology.

UDC: 621.3.049.774.2

Received: 26.11.2024

Language: English

DOI: 10.18721/JCSTCS.17407